Effects of bias stress on ZnO nanowire field-effect transistors fabricated with organic gate nanodielectrics

Sanghyun Ju, David B. Janes, Gang Lu, Antonio Facchetti, Tobin J Marks

Research output: Contribution to journalArticle

35 Citations (Scopus)

Abstract

The effects of bias stress (gate stress or drain stress) on nanowire field-effect transistor (NW-FET) stability were investigated as a function of stress bias and stress time. The n -channel NW-FETs used a nanoscopic self-assembled organic gate insulator, and each device contained a single ZnO nanowire. Before stress, the off current is limited by a leakage current in the 1 nA range, which increases as the gate to source bias becomes increasingly negative. The devices also exhibited significant changes in threshold voltage (Vth) and off current over 500 repeated measurement sweeps. The leakage current was significantly reduced after gate stress, but not after drain stress. Vth variations observed upon successive bias sweeps for devices following gate stress or drain stress were smaller than the Vth variation of unstressed devices. These observations suggest that gate stress and drain stress modify the ZnO nanowire-gate insulator interface, which can reduce electron trapping at the surface and therefore reduce the off current levels and variations in Vth. These results confirm that gate and drain stresses are effective means to stabilize device operation and provide high performance transistors with impressive reliabilities.

Original languageEnglish
Article number193506
JournalApplied Physics Letters
Volume89
Issue number19
DOIs
Publication statusPublished - 2006

Fingerprint

nanowires
field effect transistors
leakage
insulators
threshold voltage
transistors
trapping

ASJC Scopus subject areas

  • Physics and Astronomy (miscellaneous)

Cite this

Effects of bias stress on ZnO nanowire field-effect transistors fabricated with organic gate nanodielectrics. / Ju, Sanghyun; Janes, David B.; Lu, Gang; Facchetti, Antonio; Marks, Tobin J.

In: Applied Physics Letters, Vol. 89, No. 19, 193506, 2006.

Research output: Contribution to journalArticle

@article{198c5dd420674c6684edaae7f9afcdd4,
title = "Effects of bias stress on ZnO nanowire field-effect transistors fabricated with organic gate nanodielectrics",
abstract = "The effects of bias stress (gate stress or drain stress) on nanowire field-effect transistor (NW-FET) stability were investigated as a function of stress bias and stress time. The n -channel NW-FETs used a nanoscopic self-assembled organic gate insulator, and each device contained a single ZnO nanowire. Before stress, the off current is limited by a leakage current in the 1 nA range, which increases as the gate to source bias becomes increasingly negative. The devices also exhibited significant changes in threshold voltage (Vth) and off current over 500 repeated measurement sweeps. The leakage current was significantly reduced after gate stress, but not after drain stress. Vth variations observed upon successive bias sweeps for devices following gate stress or drain stress were smaller than the Vth variation of unstressed devices. These observations suggest that gate stress and drain stress modify the ZnO nanowire-gate insulator interface, which can reduce electron trapping at the surface and therefore reduce the off current levels and variations in Vth. These results confirm that gate and drain stresses are effective means to stabilize device operation and provide high performance transistors with impressive reliabilities.",
author = "Sanghyun Ju and Janes, {David B.} and Gang Lu and Antonio Facchetti and Marks, {Tobin J}",
year = "2006",
doi = "10.1063/1.2378445",
language = "English",
volume = "89",
journal = "Applied Physics Letters",
issn = "0003-6951",
publisher = "American Institute of Physics Publising LLC",
number = "19",

}

TY - JOUR

T1 - Effects of bias stress on ZnO nanowire field-effect transistors fabricated with organic gate nanodielectrics

AU - Ju, Sanghyun

AU - Janes, David B.

AU - Lu, Gang

AU - Facchetti, Antonio

AU - Marks, Tobin J

PY - 2006

Y1 - 2006

N2 - The effects of bias stress (gate stress or drain stress) on nanowire field-effect transistor (NW-FET) stability were investigated as a function of stress bias and stress time. The n -channel NW-FETs used a nanoscopic self-assembled organic gate insulator, and each device contained a single ZnO nanowire. Before stress, the off current is limited by a leakage current in the 1 nA range, which increases as the gate to source bias becomes increasingly negative. The devices also exhibited significant changes in threshold voltage (Vth) and off current over 500 repeated measurement sweeps. The leakage current was significantly reduced after gate stress, but not after drain stress. Vth variations observed upon successive bias sweeps for devices following gate stress or drain stress were smaller than the Vth variation of unstressed devices. These observations suggest that gate stress and drain stress modify the ZnO nanowire-gate insulator interface, which can reduce electron trapping at the surface and therefore reduce the off current levels and variations in Vth. These results confirm that gate and drain stresses are effective means to stabilize device operation and provide high performance transistors with impressive reliabilities.

AB - The effects of bias stress (gate stress or drain stress) on nanowire field-effect transistor (NW-FET) stability were investigated as a function of stress bias and stress time. The n -channel NW-FETs used a nanoscopic self-assembled organic gate insulator, and each device contained a single ZnO nanowire. Before stress, the off current is limited by a leakage current in the 1 nA range, which increases as the gate to source bias becomes increasingly negative. The devices also exhibited significant changes in threshold voltage (Vth) and off current over 500 repeated measurement sweeps. The leakage current was significantly reduced after gate stress, but not after drain stress. Vth variations observed upon successive bias sweeps for devices following gate stress or drain stress were smaller than the Vth variation of unstressed devices. These observations suggest that gate stress and drain stress modify the ZnO nanowire-gate insulator interface, which can reduce electron trapping at the surface and therefore reduce the off current levels and variations in Vth. These results confirm that gate and drain stresses are effective means to stabilize device operation and provide high performance transistors with impressive reliabilities.

UR - http://www.scopus.com/inward/record.url?scp=33750898646&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33750898646&partnerID=8YFLogxK

U2 - 10.1063/1.2378445

DO - 10.1063/1.2378445

M3 - Article

AN - SCOPUS:33750898646

VL - 89

JO - Applied Physics Letters

JF - Applied Physics Letters

SN - 0003-6951

IS - 19

M1 - 193506

ER -