Lanthanum silicate gate dielectric stacks with subnanometer equivalent oxide thickness utilizing an interfacial silica consumption reaction

Daniel J. Lichtenwalner, Jesse S. Jur, Angus I. Kingon, Melody P. Agustin, Yan Yang, Susanne Stemmer, Lyudmila V. Goncharova, Torgny Gustafsson, Eric Garfunkel

Research output: Contribution to journalArticle

81 Citations (Scopus)

Abstract

A silicate reaction between lanthana and silica layers has been utilized to eliminate interfacial silica in metal-insulator-semiconductor devices and to obtain devices with very low equivalent oxide thickness (EOT). This provides a simple process route to interface elimination, while producing a silicate dielectric with a higher temperature stability of the amorphous phase. The La2 O3 layers in this study are deposited by reactive evaporation on (001) Si covered by a ∼0.8-1.0-nm -thick SiO2 chemical oxide, and are capped in situ with a Ta gate, followed by a reaction anneal, which lowers the EOT from greater than 1.5 nm for the as-deposited bilayer stack to as low as 0.5 nm. Electron energy-loss spectroscopy and medium-energy ion scattering are used to show that a temperature of 400°C is sufficient for the formation of the silicate gate dielectric. Gate leakage currents as low as 0.06 A cm2 are obtained for stacks having an EOT of 0.63 nm, orders of magnitude below that of SiO2 having the same EOT value. Electrical breakdown is observed at applied fields above 16 MVcm.

Original languageEnglish
Article number024314
JournalJournal of Applied Physics
Volume98
Issue number2
DOIs
Publication statusPublished - Jul 15 2005

Fingerprint

lanthanum
silicates
silicon dioxide
oxides
ion scattering
MIS (semiconductors)
semiconductor devices
electrical faults
elimination
leakage
energy dissipation
routes
evaporation
electron energy
spectroscopy
temperature
energy

ASJC Scopus subject areas

  • Physics and Astronomy (miscellaneous)
  • Physics and Astronomy(all)

Cite this

Lanthanum silicate gate dielectric stacks with subnanometer equivalent oxide thickness utilizing an interfacial silica consumption reaction. / Lichtenwalner, Daniel J.; Jur, Jesse S.; Kingon, Angus I.; Agustin, Melody P.; Yang, Yan; Stemmer, Susanne; Goncharova, Lyudmila V.; Gustafsson, Torgny; Garfunkel, Eric.

In: Journal of Applied Physics, Vol. 98, No. 2, 024314, 15.07.2005.

Research output: Contribution to journalArticle

Lichtenwalner, Daniel J. ; Jur, Jesse S. ; Kingon, Angus I. ; Agustin, Melody P. ; Yang, Yan ; Stemmer, Susanne ; Goncharova, Lyudmila V. ; Gustafsson, Torgny ; Garfunkel, Eric. / Lanthanum silicate gate dielectric stacks with subnanometer equivalent oxide thickness utilizing an interfacial silica consumption reaction. In: Journal of Applied Physics. 2005 ; Vol. 98, No. 2.
@article{6aa88d17b90f47a0baee552d12349358,
title = "Lanthanum silicate gate dielectric stacks with subnanometer equivalent oxide thickness utilizing an interfacial silica consumption reaction",
abstract = "A silicate reaction between lanthana and silica layers has been utilized to eliminate interfacial silica in metal-insulator-semiconductor devices and to obtain devices with very low equivalent oxide thickness (EOT). This provides a simple process route to interface elimination, while producing a silicate dielectric with a higher temperature stability of the amorphous phase. The La2 O3 layers in this study are deposited by reactive evaporation on (001) Si covered by a ∼0.8-1.0-nm -thick SiO2 chemical oxide, and are capped in situ with a Ta gate, followed by a reaction anneal, which lowers the EOT from greater than 1.5 nm for the as-deposited bilayer stack to as low as 0.5 nm. Electron energy-loss spectroscopy and medium-energy ion scattering are used to show that a temperature of 400°C is sufficient for the formation of the silicate gate dielectric. Gate leakage currents as low as 0.06 A cm2 are obtained for stacks having an EOT of 0.63 nm, orders of magnitude below that of SiO2 having the same EOT value. Electrical breakdown is observed at applied fields above 16 MVcm.",
author = "Lichtenwalner, {Daniel J.} and Jur, {Jesse S.} and Kingon, {Angus I.} and Agustin, {Melody P.} and Yan Yang and Susanne Stemmer and Goncharova, {Lyudmila V.} and Torgny Gustafsson and Eric Garfunkel",
year = "2005",
month = "7",
day = "15",
doi = "10.1063/1.1988967",
language = "English",
volume = "98",
journal = "Journal of Applied Physics",
issn = "0021-8979",
publisher = "American Institute of Physics Publising LLC",
number = "2",

}

TY - JOUR

T1 - Lanthanum silicate gate dielectric stacks with subnanometer equivalent oxide thickness utilizing an interfacial silica consumption reaction

AU - Lichtenwalner, Daniel J.

AU - Jur, Jesse S.

AU - Kingon, Angus I.

AU - Agustin, Melody P.

AU - Yang, Yan

AU - Stemmer, Susanne

AU - Goncharova, Lyudmila V.

AU - Gustafsson, Torgny

AU - Garfunkel, Eric

PY - 2005/7/15

Y1 - 2005/7/15

N2 - A silicate reaction between lanthana and silica layers has been utilized to eliminate interfacial silica in metal-insulator-semiconductor devices and to obtain devices with very low equivalent oxide thickness (EOT). This provides a simple process route to interface elimination, while producing a silicate dielectric with a higher temperature stability of the amorphous phase. The La2 O3 layers in this study are deposited by reactive evaporation on (001) Si covered by a ∼0.8-1.0-nm -thick SiO2 chemical oxide, and are capped in situ with a Ta gate, followed by a reaction anneal, which lowers the EOT from greater than 1.5 nm for the as-deposited bilayer stack to as low as 0.5 nm. Electron energy-loss spectroscopy and medium-energy ion scattering are used to show that a temperature of 400°C is sufficient for the formation of the silicate gate dielectric. Gate leakage currents as low as 0.06 A cm2 are obtained for stacks having an EOT of 0.63 nm, orders of magnitude below that of SiO2 having the same EOT value. Electrical breakdown is observed at applied fields above 16 MVcm.

AB - A silicate reaction between lanthana and silica layers has been utilized to eliminate interfacial silica in metal-insulator-semiconductor devices and to obtain devices with very low equivalent oxide thickness (EOT). This provides a simple process route to interface elimination, while producing a silicate dielectric with a higher temperature stability of the amorphous phase. The La2 O3 layers in this study are deposited by reactive evaporation on (001) Si covered by a ∼0.8-1.0-nm -thick SiO2 chemical oxide, and are capped in situ with a Ta gate, followed by a reaction anneal, which lowers the EOT from greater than 1.5 nm for the as-deposited bilayer stack to as low as 0.5 nm. Electron energy-loss spectroscopy and medium-energy ion scattering are used to show that a temperature of 400°C is sufficient for the formation of the silicate gate dielectric. Gate leakage currents as low as 0.06 A cm2 are obtained for stacks having an EOT of 0.63 nm, orders of magnitude below that of SiO2 having the same EOT value. Electrical breakdown is observed at applied fields above 16 MVcm.

UR - http://www.scopus.com/inward/record.url?scp=23844503318&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=23844503318&partnerID=8YFLogxK

U2 - 10.1063/1.1988967

DO - 10.1063/1.1988967

M3 - Article

AN - SCOPUS:23844503318

VL - 98

JO - Journal of Applied Physics

JF - Journal of Applied Physics

SN - 0021-8979

IS - 2

M1 - 024314

ER -