MONOLITHICALLY INTEGRATED RECEIVER FRONT-END

IN//0//. //5//3GA//0//. //4//7AS PIN-AMPLIFIER.

Chu Liang Cheng, Robert P. H. Chang, B. Tell, S. M. Zima, Y. Ota, G. P. Vella-Coleiro, R. C. Miller, J. L. Zilko, B. L. Kasper, K. F. Brown-Goebeler, V. D. Mattera

Research output: Contribution to journalArticle

Abstract

A monolithically integrated In//0//. //5//3Ga//0//. //4//7As p-i-n-amplifier fabricated on n-InP substrates is discussed. The structure utilizes a vertical integration of p-i-n-diode and recessed-gate InP MISFETs, yet with a planar surface for fine-line photolithography. The preamplifier consists of a gain stage and a buffer stage, both made of InP MISFETs with aluminum phosphorus oxide as gate insulator. This is by far the most complex integrated optoelectronic circuit on InP ever reported. At 400 Mb/s, the receiver sensitivity is better than minus 27 dBm for 1 multiplied by 10** minus **9 bit-error rate.

Original languageEnglish
JournalIEEE Transactions on Electron Devices
VolumeED-34
Issue number11
Publication statusPublished - Nov 1987

Fingerprint

Integrated optoelectronics
Photolithography
Aluminum
Bit error rate
Phosphorus
Oxides
Buffers
Diodes
field effect transistors
receivers
amplifiers
phosphorus oxides
p-i-n diodes
preamplifiers
Substrates
photolithography
bit error rate
aluminum oxides
buffers
insulators

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Physics and Astronomy (miscellaneous)

Cite this

Cheng, C. L., Chang, R. P. H., Tell, B., Zima, S. M., Ota, Y., Vella-Coleiro, G. P., ... Mattera, V. D. (1987). MONOLITHICALLY INTEGRATED RECEIVER FRONT-END: IN//0//. //5//3GA//0//. //4//7AS PIN-AMPLIFIER. IEEE Transactions on Electron Devices, ED-34(11).

MONOLITHICALLY INTEGRATED RECEIVER FRONT-END : IN//0//. //5//3GA//0//. //4//7AS PIN-AMPLIFIER. / Cheng, Chu Liang; Chang, Robert P. H.; Tell, B.; Zima, S. M.; Ota, Y.; Vella-Coleiro, G. P.; Miller, R. C.; Zilko, J. L.; Kasper, B. L.; Brown-Goebeler, K. F.; Mattera, V. D.

In: IEEE Transactions on Electron Devices, Vol. ED-34, No. 11, 11.1987.

Research output: Contribution to journalArticle

Cheng, CL, Chang, RPH, Tell, B, Zima, SM, Ota, Y, Vella-Coleiro, GP, Miller, RC, Zilko, JL, Kasper, BL, Brown-Goebeler, KF & Mattera, VD 1987, 'MONOLITHICALLY INTEGRATED RECEIVER FRONT-END: IN//0//. //5//3GA//0//. //4//7AS PIN-AMPLIFIER.', IEEE Transactions on Electron Devices, vol. ED-34, no. 11.
Cheng, Chu Liang ; Chang, Robert P. H. ; Tell, B. ; Zima, S. M. ; Ota, Y. ; Vella-Coleiro, G. P. ; Miller, R. C. ; Zilko, J. L. ; Kasper, B. L. ; Brown-Goebeler, K. F. ; Mattera, V. D. / MONOLITHICALLY INTEGRATED RECEIVER FRONT-END : IN//0//. //5//3GA//0//. //4//7AS PIN-AMPLIFIER. In: IEEE Transactions on Electron Devices. 1987 ; Vol. ED-34, No. 11.
@article{f9f3281ccef9488d96784ac055139951,
title = "MONOLITHICALLY INTEGRATED RECEIVER FRONT-END: IN//0//. //5//3GA//0//. //4//7AS PIN-AMPLIFIER.",
abstract = "A monolithically integrated In//0//. //5//3Ga//0//. //4//7As p-i-n-amplifier fabricated on n-InP substrates is discussed. The structure utilizes a vertical integration of p-i-n-diode and recessed-gate InP MISFETs, yet with a planar surface for fine-line photolithography. The preamplifier consists of a gain stage and a buffer stage, both made of InP MISFETs with aluminum phosphorus oxide as gate insulator. This is by far the most complex integrated optoelectronic circuit on InP ever reported. At 400 Mb/s, the receiver sensitivity is better than minus 27 dBm for 1 multiplied by 10** minus **9 bit-error rate.",
author = "Cheng, {Chu Liang} and Chang, {Robert P. H.} and B. Tell and Zima, {S. M.} and Y. Ota and Vella-Coleiro, {G. P.} and Miller, {R. C.} and Zilko, {J. L.} and Kasper, {B. L.} and Brown-Goebeler, {K. F.} and Mattera, {V. D.}",
year = "1987",
month = "11",
language = "English",
volume = "ED-34",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - MONOLITHICALLY INTEGRATED RECEIVER FRONT-END

T2 - IN//0//. //5//3GA//0//. //4//7AS PIN-AMPLIFIER.

AU - Cheng, Chu Liang

AU - Chang, Robert P. H.

AU - Tell, B.

AU - Zima, S. M.

AU - Ota, Y.

AU - Vella-Coleiro, G. P.

AU - Miller, R. C.

AU - Zilko, J. L.

AU - Kasper, B. L.

AU - Brown-Goebeler, K. F.

AU - Mattera, V. D.

PY - 1987/11

Y1 - 1987/11

N2 - A monolithically integrated In//0//. //5//3Ga//0//. //4//7As p-i-n-amplifier fabricated on n-InP substrates is discussed. The structure utilizes a vertical integration of p-i-n-diode and recessed-gate InP MISFETs, yet with a planar surface for fine-line photolithography. The preamplifier consists of a gain stage and a buffer stage, both made of InP MISFETs with aluminum phosphorus oxide as gate insulator. This is by far the most complex integrated optoelectronic circuit on InP ever reported. At 400 Mb/s, the receiver sensitivity is better than minus 27 dBm for 1 multiplied by 10** minus **9 bit-error rate.

AB - A monolithically integrated In//0//. //5//3Ga//0//. //4//7As p-i-n-amplifier fabricated on n-InP substrates is discussed. The structure utilizes a vertical integration of p-i-n-diode and recessed-gate InP MISFETs, yet with a planar surface for fine-line photolithography. The preamplifier consists of a gain stage and a buffer stage, both made of InP MISFETs with aluminum phosphorus oxide as gate insulator. This is by far the most complex integrated optoelectronic circuit on InP ever reported. At 400 Mb/s, the receiver sensitivity is better than minus 27 dBm for 1 multiplied by 10** minus **9 bit-error rate.

UR - http://www.scopus.com/inward/record.url?scp=0023453172&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023453172&partnerID=8YFLogxK

M3 - Article

VL - ED-34

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 11

ER -