Reduced graphene oxide electrodes for large area organic electronics

Paul H. Wöbkenberg, Goki Eda, Dong Seok Leem, John C. De Mello, Donal D C Bradley, Manish Chhowalla, Thomas D. Anthopoulos

Research output: Contribution to journalArticle

77 Citations (Scopus)

Abstract

Interlayer lithography is used to pattern highly conductive, solution-processed, reduced graphene oxide source and drain electrodes down to 10 μm gaps. These patterned electrodes allow for the fabrication of high-performance organic thin-film transistors and complementary circuits. The method offers a viable route towards organic electronics fabricated entirely by solution processing.

Original languageEnglish
Pages (from-to)1558-1562
Number of pages5
JournalAdvanced Materials
Volume23
Issue number13
DOIs
Publication statusPublished - Apr 5 2011

Fingerprint

Graphite
Oxides
Graphene
Electronic equipment
Electrodes
Thin film transistors
Lithography
Fabrication
Networks (circuits)
Processing

Keywords

  • dielectrics
  • graphene
  • lithography
  • organic semiconductors
  • self-assembled monolayers
  • transistors

ASJC Scopus subject areas

  • Materials Science(all)
  • Mechanics of Materials
  • Mechanical Engineering

Cite this

Wöbkenberg, P. H., Eda, G., Leem, D. S., De Mello, J. C., Bradley, D. D. C., Chhowalla, M., & Anthopoulos, T. D. (2011). Reduced graphene oxide electrodes for large area organic electronics. Advanced Materials, 23(13), 1558-1562. https://doi.org/10.1002/adma.201004161

Reduced graphene oxide electrodes for large area organic electronics. / Wöbkenberg, Paul H.; Eda, Goki; Leem, Dong Seok; De Mello, John C.; Bradley, Donal D C; Chhowalla, Manish; Anthopoulos, Thomas D.

In: Advanced Materials, Vol. 23, No. 13, 05.04.2011, p. 1558-1562.

Research output: Contribution to journalArticle

Wöbkenberg, PH, Eda, G, Leem, DS, De Mello, JC, Bradley, DDC, Chhowalla, M & Anthopoulos, TD 2011, 'Reduced graphene oxide electrodes for large area organic electronics', Advanced Materials, vol. 23, no. 13, pp. 1558-1562. https://doi.org/10.1002/adma.201004161
Wöbkenberg PH, Eda G, Leem DS, De Mello JC, Bradley DDC, Chhowalla M et al. Reduced graphene oxide electrodes for large area organic electronics. Advanced Materials. 2011 Apr 5;23(13):1558-1562. https://doi.org/10.1002/adma.201004161
Wöbkenberg, Paul H. ; Eda, Goki ; Leem, Dong Seok ; De Mello, John C. ; Bradley, Donal D C ; Chhowalla, Manish ; Anthopoulos, Thomas D. / Reduced graphene oxide electrodes for large area organic electronics. In: Advanced Materials. 2011 ; Vol. 23, No. 13. pp. 1558-1562.
@article{54e6692375da4b29b7d4a0befb690568,
title = "Reduced graphene oxide electrodes for large area organic electronics",
abstract = "Interlayer lithography is used to pattern highly conductive, solution-processed, reduced graphene oxide source and drain electrodes down to 10 μm gaps. These patterned electrodes allow for the fabrication of high-performance organic thin-film transistors and complementary circuits. The method offers a viable route towards organic electronics fabricated entirely by solution processing.",
keywords = "dielectrics, graphene, lithography, organic semiconductors, self-assembled monolayers, transistors",
author = "W{\"o}bkenberg, {Paul H.} and Goki Eda and Leem, {Dong Seok} and {De Mello}, {John C.} and Bradley, {Donal D C} and Manish Chhowalla and Anthopoulos, {Thomas D.}",
year = "2011",
month = "4",
day = "5",
doi = "10.1002/adma.201004161",
language = "English",
volume = "23",
pages = "1558--1562",
journal = "Advanced Materials",
issn = "0935-9648",
publisher = "Wiley-VCH Verlag",
number = "13",

}

TY - JOUR

T1 - Reduced graphene oxide electrodes for large area organic electronics

AU - Wöbkenberg, Paul H.

AU - Eda, Goki

AU - Leem, Dong Seok

AU - De Mello, John C.

AU - Bradley, Donal D C

AU - Chhowalla, Manish

AU - Anthopoulos, Thomas D.

PY - 2011/4/5

Y1 - 2011/4/5

N2 - Interlayer lithography is used to pattern highly conductive, solution-processed, reduced graphene oxide source and drain electrodes down to 10 μm gaps. These patterned electrodes allow for the fabrication of high-performance organic thin-film transistors and complementary circuits. The method offers a viable route towards organic electronics fabricated entirely by solution processing.

AB - Interlayer lithography is used to pattern highly conductive, solution-processed, reduced graphene oxide source and drain electrodes down to 10 μm gaps. These patterned electrodes allow for the fabrication of high-performance organic thin-film transistors and complementary circuits. The method offers a viable route towards organic electronics fabricated entirely by solution processing.

KW - dielectrics

KW - graphene

KW - lithography

KW - organic semiconductors

KW - self-assembled monolayers

KW - transistors

UR - http://www.scopus.com/inward/record.url?scp=79953236904&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79953236904&partnerID=8YFLogxK

U2 - 10.1002/adma.201004161

DO - 10.1002/adma.201004161

M3 - Article

VL - 23

SP - 1558

EP - 1562

JO - Advanced Materials

JF - Advanced Materials

SN - 0935-9648

IS - 13

ER -